JPH039355Y2 - - Google Patents
Info
- Publication number
- JPH039355Y2 JPH039355Y2 JP1986116504U JP11650486U JPH039355Y2 JP H039355 Y2 JPH039355 Y2 JP H039355Y2 JP 1986116504 U JP1986116504 U JP 1986116504U JP 11650486 U JP11650486 U JP 11650486U JP H039355 Y2 JPH039355 Y2 JP H039355Y2
- Authority
- JP
- Japan
- Prior art keywords
- pin
- conductor
- irregularly shaped
- alignment jig
- large number
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986116504U JPH039355Y2 (en]) | 1986-07-29 | 1986-07-29 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986116504U JPH039355Y2 (en]) | 1986-07-29 | 1986-07-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6322799U JPS6322799U (en]) | 1988-02-15 |
JPH039355Y2 true JPH039355Y2 (en]) | 1991-03-08 |
Family
ID=31001158
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1986116504U Expired JPH039355Y2 (en]) | 1986-07-29 | 1986-07-29 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH039355Y2 (en]) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5626530B2 (en]) * | 1972-11-29 | 1981-06-19 | ||
JPS5428992B2 (en]) * | 1975-04-26 | 1979-09-20 | ||
JPS541532U (en]) * | 1977-06-03 | 1979-01-08 |
-
1986
- 1986-07-29 JP JP1986116504U patent/JPH039355Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS6322799U (en]) | 1988-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5751556A (en) | Method and apparatus for reducing warpage of an assembly substrate | |
US5643835A (en) | Process for manufacturing and mounting a semiconductor device leadframe having alignment tabs | |
US4787853A (en) | Printed circuit board with through-hole connection | |
JP3751413B2 (ja) | プリント基板間の接続手段 | |
JPH039355Y2 (en]) | ||
JPH0442940Y2 (en]) | ||
JPS62118555A (ja) | 集積回路パツケ−ジ | |
JPS61138476A (ja) | ターミナルアセンブリ | |
JPS63102177A (ja) | 分割型コネクタ | |
JPH11177204A (ja) | 電子部品の実装用治具 | |
JP2687899B2 (ja) | 表面実装型端子 | |
JPH0447965Y2 (en]) | ||
JPH01152700A (ja) | 電子部品の挿入ガイド機構 | |
JPH11251727A (ja) | グリッドアレイ型半導体パッケージの実装方法 | |
JPS6023899Y2 (ja) | プリント配線基板 | |
JPH07249861A (ja) | 表面実装型部品の実装治具 | |
US20030153201A1 (en) | Circuit board electrical lead frame | |
JP2534172Y2 (ja) | 回路基板 | |
JPH0739260Y2 (ja) | 混成集積回路装置 | |
JP2681702B2 (ja) | 面実装部品の実装方法 | |
JPH06164117A (ja) | コネクタ付き配線基板の製造方法 | |
JPH08330464A (ja) | ピン・グリッド・アレイ構造lsi | |
JPS6129164A (ja) | 半導体装置 | |
JPH01308095A (ja) | リード付き電子部品 | |
JPH08204292A (ja) | 電子部品の実装基板、実装治具及びその実装方法 |